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School of Electrical and Computer Engineering, Birck Nanotechnology Center, Purdue University, West Lafayette, IN
Introduction
The silicon based complementary metal-oxide-semiconductor (CMOS) technology now 
faces ever shrinking device dimensions and demands for higher performance. The latest 
advance in CMOS industry suggests that ALD high-k dielectrics developed for silicon 
may pave the way for novel channel materials in future CMOS integrated circuits. In this 
work, high performance inversion-type enhancement mode InGaAs MOSFET with ex 
situ ALD gate dielectric and 0.5 micron gate length is demonstrated for the first time with 
maximum drain current of 367mA/mm and extrinsic transconductance of 130mS/mm. 





















































































































































Gate Oxide: SiO2 high-k (high permittivity) (Al2O3, HfO2, HfSiON, La2O3, LaAlO3….)
Channel:      Si             high mobility (SiGe, Ge, GaAs, InGaAs, InSb, CNT, Graphene..)
CMOS Evolution
Atomic Layer Deposition (ALD) is a self-limiting, sequential surface chemistry that deposits 
conformal thin-films of materials onto substrates of varying compositions. ALD process 
generally consists of two half reaction: i) adsorption of metal-organic precursor molecules 
on the surface and ii) reaction of the adsorbed species with oxygen-containing species 
such as H2O, O2 and O3.                                                               


















i) surface-OH + Al(CH3)3 surface-O-Al-(CH3)2 +  CH4
ii) surface-O-Al-(CH3)2 +H2O             surface-O-Al-(OH)2 + CH4
CH4H2O




































































1) ALD Al2O3 deposition (passivation layer)
2) S/D patterning and Si implantation
3) S/D dopant activation (700~850 ºC)
4) Re-growth of ALD 8nm-Al2O3 gate oxide
5) S/D contact metallization








Drain current versus drain voltage at 
different gate bias for a 0.5!m gate 
l e n g th  n - M O S F E T w i t h  8 n m
ALD Al2O3 gate dielectric.                      
•Maximum drain current: 367mA/mm
Extrinsic and intr insic drain 
current and transconductance Gm
versus  gate b ias for  Al 2 O 3
(8nm)/In0.53Ga0.47As n-MOSFET.                                                
• Extrinsic Gm: 130 mS/mm
• Intrinsic  Gm:  145 mS/mm
Drain current versus gate length 
(1/L) at different drain voltages for 
Al2O3(8nm)/In0.53Ga0.47As n-MOSFET.
Capacitance-Voltage characteristics
of an Al2O3(8nm)/In0.53Ga0.47As MOS 
structure at mult iple frequency
in dark.
In0.53Ga0.47As n-MOSFET channel 
mobility versus effective normal 
field compared with Si universal 
mobility.
• Full inversion observed at 300Hz
• Mid-gap Dit:  ~2 x10 /cm
• Peak mobility: 1100 cm2 /Vs






• The drain current scales linearly  
with 1/L as expected and begins   
t o  sa tu ra te  a t  L=0 .75!m. 
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